ABSTRACT In this letter, strong low frequency noise (LFN) reduction is observed when the buried oxide (BOX)/silicon interface of a Schottky junction gated silicon nanowire field-effect transistor (SJGFET) is depleted by a substrate bias. Such LFN reduction is mainly attributed to the dramatic reduction in Coulomb scattering when carriers are pushed away from the interface. The BOX/silicon interface depletion can also be achieved by sidewall Schottky junction gates in a narrow channel SJGFET, leading to an optimal LFN performance without the need of any substrate bias.
I. INTRODUCTION
Silicon nanowire (SiNW) field-effect transistors (FETs) have been demonstrated as a fast, highly sensitive, and labelfree detection platform targeting charged biomolecules in electrolyte [1] - [4] . During operation, association and dissociation between targets in the electrolyte and receptors immobilized on the SiNW surface will generate charge and electrical potential variations which can modulate the drain-to-source current (I DS ) of the SiNWFETs. The lower detection limit of the SiNWFET sensor is determined by its noise with the intrinsic device noise as a major component [5] - [7] . Such noise source in a MOStype SiNWFET is known to be associated to the trapping/detrapping of charged carriers at the gate oxide/silicon interface [8] .
In previous work, we demonstrated that the aforementioned carrier trapping/detrapping processes can be greatly reduced by replacing the noisy gate oxide/silicon interface on the top of the SiNW channel with a Schottky junction gate (SJG) interface [9] . The resulting Schottky junction top-gate SiNWFETs (SJGFETs) exhibit significantly reduced low frequency noise (LFN) in comparison to that of reference MOS-type SiNWFETs. It is also observed that a substrate bias (V sub ) can modulate the LFN of the SJGFET by controlling the distance between the conduction channel and the buried oxide (BOX)/silicon interface which is known to have adverse effect on the LFN [10] .
In this letter, the effects of V sub on the electrostatic control as well as LFN of the SJGFET are systematically investigated using a tri-gate SJGFET (Tri-SJGFET) with a 3-dimentional (3D) SJG wrapping the top surface and the two sidewalls of the SiNW channel [11] . Previously established noise models [12] - [14] are employed for understanding LFN behavior of the Tri-SJGFET. A Tri-SJGFET with a wide channel is first employed to study the top-bottom gate coupling since it approximates to a top-gate SJGFET due to the high width-to-height ratio. We further observe that in a narrow channel Tri-SJGFET, the additional sidewall SJGs enable carrier depletion from the sidewalls and confine current conduction path within the bulk of the SiNW channel. Therefore, optimal LFN performance can be attained without an additional V sub .
II. EXPERIMENTAL
Tri-SJGFETs were fabricated on a 100-mm SIMOX-type SOI wafer by means of standard silicon process technology. The SOI wafer comprised a 200-nm thick silicon layer on top of a 375-nm thick BOX. Detailed fabrication process can be found in previous work [9] , [11] . A 3D schematic view of a Tri-SJGFET with SJGs present on the SiNW sidewalls is shown in Fig. 1(a) . Tri-SJGFETs with two different channel widths (w si ), i.e., 480 nm and 120 nm, are designed to evaluate the effect of sidewall depletion and hereafter are referred as SJG480 and SJG120, respectively. They have the same gate length L G = 900 nm and channel height h = 90 nm. The SiNW channel is moderately n-doped with N D = 2.3 × 10 17 cm −3 as confirmed by sheet resistance measurement.
Transfer (I DS vs. V G ) characteristics were measured at room temperature on a probe-station using a Keysight B1500A precision semiconductor parameter analyzer. The power spectrum density (PSD) of I DS , S id , was characterized using a Keysight E4727A advanced LFN analyzer at different I DS set values. 3D device simulations were implemented using commercially available simulation tools (Sentaurus Device from Synopsys). Geometries and doping profiles of the SJGFETs were defined using Sentaurus Structure Editor.
III. RESULTS AND DISCUSSIONS
As shown in our previous work [9] , the BOX/silicon interface becomes the dominant noise source of a SJGFET. Therefore, top gate, i.e., SJG, referred voltage noise, S Vgt , of the SJGFET can be expressed as
where g m,t and g m,b are the top and bottom gate transconductances, respectively. S Vgb is the bottom gate referred voltage noise and can be described by the carrier number fluctuations model (CNF) with additional correlated mobility fluctuations model (CMF) induced by the Coulomb scattering due to the interface charges [13] , [15] ,
with α sc the Coulomb scattering coefficient, μ eff the mobility, and C BOX the BOX capacitance. S Vgbf is the bottom gate voltage noise at flat-band condition [8] , [15] , given by
with q the elemental charge, kT the thermal voltage, λ the oxide tunneling distance (∼0.1 nm) [15] , N t the volume trap density (cm −3 ·eV −1 ) in the gate oxide per eV, and f the frequency. From (1), it is clear the S Vgt of the SJGFET strongly depends on S Vgb , and bottom-to-top transconductance ratio g m,b /g m,t , suggesting that stronger top gate control (higher g m,t ) or weaker bottom gate control (lower g m,b ) can lead to a lower S Vgt .
In the SJGFET, when I DS conduction path is located at the BOX/silicon interface as shown by the case A in Fig. 1(b) , the surface potential ψ s is related SJG voltage V TG through
where C Si is the silicon depletion-layer capacitance. C it is the capacitance capacitance associated with the BOX/silicon interface traps. (C it is in parallel with C BOX because the substrate is AC grounded to the source). With a negative V sub pushing the I DS conduction path a distance of d away from the interface (case B), electrostatic control control from the SJG is enhanced and the dependence of surface potential ψ s on
The g m,t of the SJGFET is directly correlated to ∂ψ s /∂V TG . From (4) and (5), it becomes clear that by pushing the I DS conduction path away from the BOX/silicon interface, enhanced gate coupling from the SJG can be achieved, also referring to higher g m,t . I DS vs. V TG curves of SJG480 measured at different V sub are depicted in Fig. 2(a) . As expected, the subthreshold slope (SS) of SJG480 is improved from 249 mV/dec at V sub = 10 V to 78 mV/dec at V sub = −30 V. The extracted g m,t as a function of I DS are depicted in Fig. 2(b) , showing a factor of about 3 increase when the BOX/silicon interface is swept from accumulation to depletion. On the other hand, g m,b is less sensitive to the position of the current path due to the dominating BOX thickness.
Gate area (A) normalized S id , A×S id , as a function as f for SJG480 and SJG120 measured at I DS = 50 nA are presented in Fig. 3 (a) measured at V sub = 0 V. Both SJGFETs exhibit a 1/f like noise spectrum at low frequencies (1-1k Hz). To further identify the noise source, A × S id /I 2 DS versus I DS plots measured at f = 10 Hz for SJG480 (solid lines) at different V sub and SJG120 (dashed line) at V sub = 0 V are depicted in Fig. 3(b) . In V sub range from 10 to −20 V, the noise of SJG480 can be well described by CNF/CMF model [15] - [18] , indicating trapping/detrapping process at BOX/silicon interface is the dominant noise source. However, at V sub = −30 V, A×S id /I 2 DS becomes proportional to 1/I DS , which follows Hooge mobility fluctuation (HMF) model [16] and suggests that carrier mobility fluctuations due to phonon interactions in the bulk channel is likely the dominant noise source. Such noise transformation from CNF/CMF to HMF has also been observed before [16] when conduction channel is moved away from surface to volume.
Gate area normalized S Vgt , A×S Vgt , of SJG480 is strongly dependent on V sub as shown in Fig. 4(a) . At I DS = 10 nA, A × S Vgt is reduced by about 3 orders of magnitudes when V sub is changed from 10 to −30 V at f = 10 Hz, which cannot be fully explained with (1) only by the enhanced SJG coupling and therefore reduction in g m,b /g m,t . To understand the root cause for such S Vgt improvement, bottom gate transfer characteristic, i.e., I DS vs. V sub curve with V TG = 0 V, of SJG480 is examined in Fig. 4(b) . Clearly, the BOX/silicon interface is accumulated with electrons at V sub = 0 V and I DS mainly flows close to the BOX/silicon interface as illustrated by the current density contour in the insert of Fig. 4(b) . The interface is under depletion when V sub becomes more negative than −10 V. The dramatic reduction in S Vgt suggests that the CMF [8] , [15] , [16] , i.e., second term in (2), is dominant as the Coulomb scattering coefficient α sc is related to distance d, the electron centroid from the BOX/silicon interface, through [12] , [14] , [19] 
where α 0 is a constant and λ c is about 1.2 nm [19] . It can be estimated from (2) and (6) that an increase of d from 0 to 2λ c could lead to reduction in both S vgb and S vgt by about 80 times. Therefore, rather than the reduction in g m,b /g m,t , the depletion which pushes the conduction path away from the BOX/silicon interface contributes dominantly to the dramatic noise reduction in SJG480.
With the data in Fig. 2 (b) and 3(b) processed by (1) , N t and α sc can be calculated using (2) and (3). With C BOX of 9.4 × 10 −5 F/m 2 , and λ of 0.1 nm from [15] , the resultant N t and α sc are summarized in interface [15] , [17] , which could be ascribed to the poor BOX/silicon interface quality of SIMOX-type SOI wafers. This also shows the potential for further noise reduction in our SJGFETs by using SOI wafers with high quality BOX/silicon interface. When w of the SiNW channel is shrunk to the situation where depletion from the sidewall SJGs becomes dominant as the case for SJG120, BOX/silicon interface depletion can be achieved even at V sub = 0 V. This is confirmed by the measured I DS − V sub curved with V TG = 0 V as depicted in Fig. 4(b) showing that SJG120 is in subthreshold region at V sub = 0 V. Simulation also shows that the current distribution of SJG120 in the SiNW channel differs greatly to that of SJG480, as its centroid is now located further away from the BOX/silicon interface (insert in Fig. 4(b) ). Meanwhile, g m,b /g m,t of SJG120 is lowered due to the enhanced electrostatic control by the top SJG as the SiNW channel is shrunk. Benefiting from the combination of reduced CMF contribution due to the SiNW bulk confined conduction and low g m,b /g m,t , SJG120 exhibits low A×S Vgt already at V sub = 0 V which otherwise requires V sub = −30 V to achieve on SJG480 as shown in Fig. 4(a) .
The sidewall SJGs may pose a potential risk for high gate leakage current, I G , for the Tri-SJGFETs. As shown in Fig. 5(a) , I G is low at a few pA level with V sub = 0 V when the SJG is under reverse bias but increases when a positive V sub is applied. The positive V sub biases the BOX/silicon interface into accumulation and thus dramatically raises the electron concentration close to the interface. Such high electron concentration will lead to reduced barrier thickness of the sidewall SJGs which are close to the BOX/silicon interface therefore enhance electron tunneling across the SJGs [20] . Such tunneling effect is confirmed by device simulations. As shown in Fig. 5(b) , simulated electron tunneling generation rate (G tun ) increases rapidly towards the BOX/silicon interface as a result of increased electron concentration and can be further enhanced by a positive V sub . It VOLUME 7, 2019 699 is also noted that I G increases as well at negative V sub which elevates hole concentration near the BOX/silicon interface. The high I G is also due to the hole tunneling to the near sidewall SJGs since PtSi/Si has a low junction barrier height for holes.
IV. CONCLUSION
LFN performance of the SJGFET is greatly improved when the BOX/silicon is depleted by a V sub . It is explained by the combined effects of lowered g m,b /g m,t due to the enhanced top SJG control and reduced Coulomb scattering as carriers are depleted away from the BOX/silicon interface, while the latter effect plays a dominant role in the noise reduction. Also with the conduction channel away from interfaces, volume phonon scattering related noise which can be described by HMF model is observed. It is further demonstrated that the BOX/silicon interface depletion can be achieved without the need for any V sub by the sidewall SJGs in a narrow channel device. However, enhanced carrier tunneling through the sidewall SJGs may give rise to I G .
